일 | 월 | 화 | 수 | 목 | 금 | 토 |
---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 |
8 | 9 | 10 | 11 | 12 | 13 | 14 |
15 | 16 | 17 | 18 | 19 | 20 | 21 |
22 | 23 | 24 | 25 | 26 | 27 | 28 |
29 | 30 | 31 |
- DSP
- 코로나19
- 기업분석
- 주가분석
- 뇌졸중
- 스크리닝
- 머신러닝
- 아모레퍼시픽
- WTI유
- 금리인상
- 미국금리
- 마법공식
- 반려견치매
- FOMC
- 유상증자
- 경제위기
- 주식투자
- WTI
- 중국경제
- 엘론 머스크
- 제다큐어
- 퀀트
- 국제유가
- 뉴지스탁
- 지엔티파마
- 테슬라
- 넬로넴다즈
- 중국증시
- prometheus
- Python
- Today
- Total
목록Personal/Publication (8)
Data Analysis for Investment & Control
ROBOKER 팔의 제어를 위한 FPGA 기반 비선형 제어기의 임베디드 하드웨어 구현 Embedded Hardware Implementation of an FPGA Based Nonlinear PID Controller for the ROBOKER Arm Abstract : This paper presents the hardware implementation of nonlinear PID controllers for the ROBOKER humanoid robot arms. To design the nonlinear PID controller on an FPGA chip, nonlinear functions as well as the conventional PID control algorithm have..
FPGA 기반 유연성 신경회로망 제어기의 통신을 위한 하드웨어/소프트웨어 설계 (Hardware/Software Codesign for Communication of Flexible Neural Network Controller Based on an FPGA) Abstract : This article presents HW/SW codesign for communication of flexible neural network controller(FNNC). The FNNC is designed 32bit CPU/FPU on a single FPGA chip for humanoid robot control by VHDL. Also, Peripherals such as PWM generator, encoder..
Evaluation of Embedded RBF Neural Chip with Back-propagation Algorithm for Pattern Recognition Tasks Abstract—This article presents the evaluation analysis of the radial function neural network embedded on an FPGA chip by experiments. The back-propagation algorithm has been embedded and tested for the feasibility for on-line learning tasks. The nonlinear pattern classification task of the XOR lo..
Hardware Implementation of a Neural Network Controller on FPGA for a Humanoid Robot Arm Abstract – This paper presents the design and the implementation of the neural network controller for a humanoid robot arm, the ROBOKER whose purpose is to work on behalf of of human workers. The radial basis function network is implemented on a field programmable gate array(FPGA). The design of the floating ..
Implementation of the RBF Neural Chip with the On-line Learning Back-Propagation Algorithm Abstract—This article presents the hardware implementation of the Radial Basis Function (RBF) neural network whose internal weights are updated in the real time fashion by the back-propagation algorithm. The floating-point processor is designed on a field programmable gat array (FPGA) chip to execute nonli..
Implementation of neural network hardware based on a floating point operation in an FPGA Abstract : This paper presents a hardware design and implementation of the radial basis function (RBF) neural network (NN) by the hardware description language. Due to its nonlinear characteristics, it is very difficult to implement for a system with integer-based operation. To develop nonlinear functions su..
Hardware Implementation of Nonlinear PID Controller with FPGA Based on Floating Point Operation for 6-DOF Manipulator Robot Arm Abstract: This paper presents the FPGA implementation of nonlinear PID controllers for humanoid robot arms. To design the nonlinear PID controller on an FPGA chip, nonlinear functions as well as the conventional PID control algorithm have to be implemented by the hardwa..
비선형 함수 연산을 위한 FPGA 기반의 부동 소수점 프로세서의 설계 (Design of a Floating Point Processor for Nonlinear Functions on an Embedded FPGA) Abstract - This paper presents the hardware design of a 32bit floating point based processor. The processor can perform nonlinear functions such as sinusoidal functions, exponential functions, and other nonlinear functions. Using the Taylor series and the Newton - Raphson met..